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This thesis investigates intermodulation distortion generated by analog-to-digital 
converters (ADCs) in a channelized digital ESM receiver when processing multiple signals 
simultaneously. Spurious free dynamic range (SFDR) associated with this distortion is 
discussed. Two methods for increasing spurious free dynamic range are evaluated. First, by 
adding a small amount of Gaussian noise to the input of the receiver, the intermodulation 
distortion is found to be reduced significantly. Second, by using a narrow bandwidth sub-
Nyquist sampling rate with high dynamic range ADCs it is possible to increase the spurious 
free dynamic range of the digital receiver. The first method is a simple approach but the 
ability to increase the SFDR is limited. The second method is more effective but requires 
greater computation and complex receiver design. 
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I. INTRODUCTION 
A. CHANNELIZED DIGITAL ESM RECEIVER AND ANALOG-TO-DIGITAL 
CONVERTERS (ADC) 
Modern electronic support measures (ESM), or electronic support (ES), receivers 
I 
require a wide instantaneous bandwidth and high dynamic range in order to receive and 
process multiple signals at the same time. Modern signals such as frequency agility radar may 
have a 500 Wiz frequency hopping bandwidth or greater. It is impossible for a narrow band 
superheterodyne ESM receiver to tune to each frequency component of the frequency agility 
radar. However a channelized digital ESM receiver with a 500 MHz or higher instantaneous 
bandwidth using a fixed local oscillator frequency, can process all frequency components 
within its bandwidth by taking samples of in phase and quadrature sinusoid components from 
the output of an analog-to-digital converter (ADC) and utilizing the Fast Fourier Transform 
(FFT) to perform frequency domain analysis. This is accomplished without rapidly tuning the 
local oscillator frequency as occurs in a conventional narrow band superheterodyne receiver. 
Spectral analysis techniques are the key to advanced receiver designs and provide an 
essential parameter for emitter sorting and also for the efficient allocation ofECM resources. 
Real-time digital spectrum analysis is possible using special hardware configured to 
accomplish the fast Fourier transform (FFT) algorithm. High speed multipliers and 
accumulators are currently available in large-scale integration (LSI) form, which can be linked 
together in pipeline structures to perform a complex FFT. A critical component which limits 
the use of a high speed digital processor is the analog-to-digital converter (ADC), which 
translates the analog waveform at the input of the processor into a digital word that is 
manipulated in the processor. [Ref 1] 
Due to the rapid development of analog-to-digital converters (ADCs), building of 
wideband digital ESM receivers becomes a reality. Digital ESM receivers rely on high speed 
ADCs and digital signal processing techniques in order to encode the received signals into 
Pulse Description Words (PDW) in real time and store them into memory for future analysis 
and ECM functions. Figure 1 shows a survey on the capability of current ADCs. The 
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Figure 1. Performance of Current ADCs 
A channelized digital ESM receiver can be represented in functional blocks as shown 
2 
in Figure 2. The output from the ADC is digital. These data are in the time domain and the 
information is available as spectral lines or spectrum density. However, these outputs do not 
completely satisfy ESM requirements. The spectral lines must be converted into carrier 
frequencies of the input signals. In order to emphasize this process, a parameter encoder is 
identified separately from the spectrum estimator. The parameter encoder converts the 
frequency information into the desired Pulse Description Words (PDW) [Ref 10]. 
~7 
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Figure 2. Block Diagram of a Typical Channelized Digital ESM Receiver 
Since the channelized digital ESM receiver allows multiple radar signals to be down 
converted into IF components within the passband at the same time, intermodulation products 
appear at the ADC output and the receiver reports more signals than it has received. We can 
generally increase the threshold setting of the receiver to eliminate intermodulation products, 
but these will decrease the dynamic range of the receiver and lose weak signals. Sometimes 
the weak signals are the most important signals because they can come from weapon control 
radars or airborne fire control radars that are transmitted at low power levels intentionally to 
reduce the probability of being intercepted. The intermodulation products created by the 
ADC do not always behave as they do for linear devices where reduced input levels result in 
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predictable reductions in intermodulation products. We need to find other ways to reduce the 
intermodulation products and increase dynamic range to an acceptable level which is the 
objective of this thesis. 
B. THE EW ENVffiONMENT AND PULSE DENSITY 
According to the research done by Peot [Ref. 11 ], the worst case radio frequency 
(RF) electronic combat environment is a high-altitude aircraft conducting a mission over 
central Europe. Table 1 shows the total emitter and pulse density in the year 2000, which 
includes the signals from airborne intercept radars, ground-based SAM, ground-based AAA 
and other miscellaneous emitters. These figures are based on rough assumption in the year 
2000 which may differ from the actual environment. The assumptions for the scenario are as 
follows: 
• No more than 25% of the aircrafts are in the air at once for either side and 50% 
ofthe airborne intercepter radars are on all of the time. 
• The average pulse repetition frequency (PRF) for ground-based or miscellaneous 
emitters is 200 Hz. 
• The PRF for airborne fire control radar is 15 KHz. 
• The receiver is assumed operating in noiseless environment. 
• The terrain is flat. 
• About 50% of the AAA system will be radar-guided. 
From Table 1 we can see that there are several million samples per second for each 
type of emitter from each side. It is the number of pulses impinging on the aircraft. The 
4 
actual number of pulses received by the aircraft is scaled by the receiver sensitivity, terrain 
masking, receiver antenna coverage, look through percentage and other factors. As stated 
by Peot, using parallel architecture and high speed special purpose processing the EW system 
designer can achieve the processing densities required for the EW signal processors of the 
year 2000. 
The probability of pulse overlaps will be high in the above scenario. A good 
channelized digital ESM receiver design should be able to reduce the interrnodulation 
distortion which may occur in such environment. 
Table 1. Total Emitter and Pulse Density Figures 
Emitter No. Of %in % Emitters Mainlobe Average Pulse 
Emitter LOS Active Visible Sidelobe PR Density 
Visibility(%) Contribution 
(Pulse per second) 
NATO 1250 100 50 625 50 15000 4.7 X 106 
A/A Radar 
Warsaw Pact 2000 100 50 1000 50 15000 7.5 X 106 
A/A Radar 
NATO 4250 50 100 2125 50 2000 2.lxl06 
AAA 
Warsaw Pact 2650 50 100 1325 50 2000 1.3 X 106 
AAA 
NATO 4400 50 100 2200 50 2000 2.2 X 106 
SAM 
Warsaw Pact 19000 50 100 9500 50 2000 9.5 X 106 
SAM 
Mise 1000 1000 2000 2.0 X 106 
Total 34550 --- --- 18000 --- --- 29 X I 06 
5 
6 
IT. FREQUENCY DOMAIN MEASUREMENT OF INTERMODULATION 
DISTORTION AND SPURIOUS FREE DYNAMIC RANGE 
Channelized digital ESM receivers employ baseband and direct IF digitization which 
place stringent performance requirements on analog-to-digital converters (ADCs). Receiver 
performance is limited by the dynamic parameters of the ADC. We can derive the dynamic 
parameters using the Fast Fourier Transform (FFT). The MATLAB software provides unique 
FFT and FFTSIDFT functions which are convenient to use in digital receiver simulation. All 
the simulations and calculations in this thesis were done in MATLAB. 
The input signal is set to be a 1 V peak amplitude sine wave. The ADC simulation 
converts the 1 V peak amplitude sine wave signal to its maximum response which means the 
maximum output of the ADC is also set to 1 V peak. Any analog input signal is rounded (or 
truncated) to its nearest digital code, the rounding (or truncating) error represents the 
quantization error in a real ADC. The analog input range is divided into 2n digital codes so 
that each digital output code represents a corresponding analog input level within the 
quantization range. The FFT operation collects the digital codes and generates data for 
frequency domain evaluation. 
The key frequency domain ADC specifications concerning this thesis are signal-to-
noise-ratio (SNR), total harmonic distortion (THD), dynamic range (DR), intermodulation 
distortion (IMD), signal-to-noise plus distortion (SINAD), and spurious free dynamic range 
(SFDR) which can be obtained from the FFT operation. 
The most important dynamic specification of a converter is the signal-to-noise ratio 
7 
(SNR). The SNR is related to the quantization noise power of the ADC, which determines 
the sensitivity level of the receiver. The formula for calculating the maximum SNR for an 
ideal ADC is 6.02n+ 1. 76 dB where n is the number of quantization bits [Ref 1 0]. SNR 
measures signal power relative to noise power which is appropriate to single input signal 
analysis. We can calculate the actual noise power from the FFT output. SNR as applied to 
a single signal would be calculated as 
p. l 
SNR=10log( signa ) dB 
LPnoise 
(1) 
where Psignal is the power of the input signal after FFT processing and Pnoise is the sum of all 
quantization noise after FFT processing, or, equivalently, by removing the carrier and 
harmonic components from normalized FFT spectrum (set the ideal full-scale spectrum level 
to 1) and calculate the RMS values of the remaining points. Since the SNR is in positive 
decibels, negative sign is needed. We can simplify the Equation 1 as: 
SNR= -1 Olog(I,P noise) dB (2) 
For example, ifthere are 512 samples in the normalized FFT spectrum, then we can 
remove the carrier sample and sum up the remaining 511 quantization noise samples to obtain 
the SNR without considering the carrier amplitude since it has been normalized to 1. The rest 
of the dynamic specifications may follow this principle. 
THD measures the total power at the harmonic distortion frequencies Pharmonics by 
removing the carrier and noise components from the normalized FFT spectrum and 
calculating the RMS values of the remaining points. THD is given by the following form: 
8 
----------------------------------------------------------
THD= 1 Olog([P harmonics) dB (3) 
IMD measures the total power at the intermodulation distortion frequencies by 
removing the carrier signals, harmonics, and noise from the normalized FFT spectrum and 
calculating the RMS values of the remaining points. IMD is given by the following form: 
!MD= 1 Olog([Pintermod) dB (4) 
SINAD measures the total power at the harmonic distortion frequencies and noise by 
removing the carrier signals from the normalized FFT spectrum and calculating the RMS 
values of the remaining points. This is more appropriate when analyzing multiple input 
signals. SINAD is given by 
SJNAD= 1 Olog([P harmonics+ Lp noise+ Lpintermod) dB (5) 
There are three different types of dynamic range we need to consider for evaluating 
the performance of an ADC: 
• Single signal dynamic range (DR): 
DR measures the power ratio of the strongest signal that the receiver can 
properly detect without generating spurious responses to the signal at the 
receiver's sensitivity level. This is equal to the signal-to-noise ratio (SNR) of 
the system measured over a bandwidth equal to half the sampling frequency. 
• Spurious free dynamic range (SFDR): 
SFDR relates to the third-order intermodulation or harmonic distortions which 
9 
measures the power ratio of the strongest signal that the receiver can properly 
encode without generating detectable third-order intermodulation or harmonic 
distortions to the power at the noise level. It is equal to the ratio between the 
maximum signal component and the largest distortion component that can be 
obtained. 
• Instantaneous dynamic range (IDR): 
IDR measures the power ratio of the maximum and minimum simultaneous 
received pulses that can be properly encoded by the receiver. 
The three different types of dynamic ranges can be calculated from the normalized 
results after FFT processing by using the following equations: 
DR~SNR 
SFDR= -1 Olog (Peak Harmonic or Intermod Power) 
IDR=-10log (Peak Weakest Signal Power) 




Figure 3 shows the basic simulation structure of a channelized wide band digital ESM 
receiver using the two-channel approach. The passband (HslfJ) of the receiver is designed 
from 1000 MHz to 1500 MHz which can detect the lower -half ofL-band search radar signals. 
The input signal passes through a bandpass filter and a 90 degree hybrid divides the input 
signal into in-phase (I channel) and quadrature-phase (Q channel) channels. The local 
oscillator generates 1250 MHz sine wave signal that feeds directly to the I channel and the 
Q channel mixers. The mixers down convert the input signals into two baseband video 
10 
signals. The I and Q signals feed two separate lowpass filters. The cutoff frequency of the 
lowpass filters (Hui])) is 250 MHz. The bandwidth of the receiver equals the sampling rate 
of the I-Q channel ADC. The ADCs digitize the IF signals into binary codes with maximum 
response to the input signal. Since the I-Q outputs are both digitized, the information content 
of the input signal is essentially doubled. 
HBJf) 
n T 


















Figure 3. Block Diagram of a Two-Channel Digital ESM Receiver 
For aN point FFT with sampling rate equal to half of the Nyquist rate.fs =fN)2, the 




The bandwidth (BW) of a two-channel digital ESM receiver equals the sampling rate .fs: 
(10) 
The N point FFT functions as N bandpass filters, each FFT bin covers a frequency band as 
11 
shown on Figure 4. 
MHz 
-250 0 250 
Figure 4. FFT Filters 
B. SINGLE SIGNAL ANALYSIS 
The simulation is done by using a 1 V peak amplitude sine wave signal sin(2 ;if;t) as 
an input signal to the receiver. The in-phase local oscillator signal is 2sin(21rfi) which 
directly feeds to the I channel mixer, while the Q channel mixer signal is 2sin(2 1ifi+90°) or 
2cos(2 7ifJ). In order to simplify the simulation, we only consider the frequency components 
below 250 MHz and neglect the effects of the lowpass filters. The outputs from the I and Q 
channel become: 
I(t) = sin(27t J;t)• 2sin( 27t j 0t) 
=[ cos(21t.J; -2rr.j0)t-cos(27t.J; +21tj0)t] 
I LP(t)=cos(21tJ; -21tj0)t 
Q(t)=sin(27t.J;t)•2cos(27tj0t) 




The high frequency components sin(21rj', + 2 7ifo)t and cos(2 7if + 2 7if J t are filtered out 
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by the lowpass filters resulting in the last lines of Equation (11) and (12). The ILP(t) and 
Qu(t) are sent to two separate ADC which after digitization become I (n) and Q(n). The I (n) 
and Q(n) are combined as I(n)+jQ(n) for the FFT process. 
Figure 5 shows the output samples from the I and Q channels after an 8 bit ADC. The 
input 1210 MHz sample signal is down converted to -20 MHz IF signal. The number of 
quantization levels of the ADC is M=2n-1=28-1=128 (8 bit ADC is 7 bits plus sign) for the 
positive and negative cycles of the IF signals. After executing the FFTSillFT function in 
MATLAB, the frequency information will be shifted back to 230 MHz. 
1_5 (a) Digitized I Channel Signal (8 Bits ADC) 
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Figure 5 . ADC Output of a Digital Receiver with One Input Signal 
Figure 6(a) shows a normalized IF spectrum of a digital ESM receiver using an 8 bit 
ADC and 512 sample FFT with one input signal at 230 :MH.z. The sampling rate for the ADC 
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is set to the Nyquist rate of 500 MHz. The data shown from sample 1 to sample 512 is for 
500 MHz IF bandwidth. Since the amplitude of the carrier is a function of the converter's 
resolution in bits, normalizing the amplitude of the main frequency component to set the ideal 
full scale input level to 0 dB simplifies the evaluation and dBc means dB below carrier 
amplitude. We can use the normalized FFT results to find the peak noise level and determine 
the dynamic range of the receiver for a single input signal. Since there is only one input 
signal, there is no intermodulation distortion, but only the spurious response and quantization 
noise. Figure 6(b) shows the comparison of theoretical SNR and simulation results as a 
function of the number of ADC bits for one input signal. The simulation program for single 
signal analysis is listed in Appendix A 
0 20 a IF S ectrum of 8 Bits ADC for One Input Signal IXl 
~ ~ 0 .... t ............................................................................................................. . 
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(b) SNR vs Number of Bits ADC with One Sample Signal 
80,-------,-------,--------,-------,--------,-------, 
~ 60 Ill ~ 





9 o: Theoretical Value 
Iii *: Experiment Value 
00 2 4 6 8 10 12 
ADC Bits 
Figure 6 . IF Spectrum of a Digital Receiver with One Input Signal 
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Table 2 shows a comparison of the theoretical one input signal SNR and a computer 
simulation with results for different numbers of ADC bits for 230 MHz input signals. The 
simulation results for 230 MHz input signal are within 3dB from the ideal SNR values and 
increase at 6dB per bit. 
Table 2. Theoretical SNR and Simulation SNR vs. Number of ADC Bits 
ADC Bits Ideal SNR (dB) Simulation SNR (dB) 
1 7.78 6.34 
2 13.80 12.02 
3 19.82 17.76 
4 25.84 23.74 
5 31.36 29.69 
6 37.88 35.59 
7 43.90 41.74 
8 49.92 47.76 
9 55.94 53.41 
10 61.96 60.37 
11 67.98 65.85 
12 74.00 72.68 
C. TWO SIGNALS ANALYSIS 
Figure 7(a) shows the normalized output spectrum of a digital receiver with two 1 V 
peak amplitude sine wave signalsiJ=1230 MHz and.t;=1270 MHz as the test signals. We can 
clearly see from the plot that there are ten equally separated inband intermodulation products 
generated by the two strong input signals which are the third (2frf2 and 2h-!J), fifth (3f1-2h 
15 
and 3,h-2f), seventh (4fi-3.h and 4,h-3fi), ninth (5fr4.h and S,h-4/J, and eleventh (6fr5.h and 
6,h-5JJ order intermodulations whose amplitudes are higher than the peak noise level. 
Figure 7(b) shows the comparison of ideal SNR and simulation results for different 
numbers of ADC bits. 
-80 
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Figure 7. IF Spectrum of a Digital Receiver with Two Input Signals 
Because of the intermodulation products, the SIN AD obtained in this simulation is 
significantly worse than the theoretical SNR and the simulation result for a single signal SNR 
in the last section. The simulation program for two signals analysis is listed in Appendix B. 
The intermodulation generated by the ADC results from the nonlinear quantization 
effects. Quantization introduces not only noise and distortion of the input signals, but also 
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generates intermodulation products from the two strong input signals. When the frequency 
spacing between f 1 and i is smaller than the bandwidth of the receiver, the third order 
intermodulation becomes the principal source of spurious in band signals since it has the 
highest amplitude of all intermodulations. Figure 8 shows the quantized output samples of 
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Figure 8 . ADC Output of a Digital Receiver with Two Input Signals 
The dynamic range in this case refers to the two-signal or multiple signals analysis and 
is called the spurious free dynamic range (SFDR). SFDR is the most important specification 
in digital receiver design which determines the lowest distinguishable level of the input signals. 
As opposed to the sum of signum function used by Blachman [Ref 14], the quantization 
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staircase output is represented by the sum of the input plus a sawtooth. Using an Fourier 
series for expanding the sawtooth, series expressions are obtained for the output quantized 
carriers and the resulting intermodulation products of any order. Blachman obtained an 
expression for the amplitude of the third-order and higher order intermodulation due to 
quantization. Because of the difficult mathematical integrations, only some special cases have 
been analyzed and further studies are required. Due to the complexity ofBlachman approach, 
the procedure is not be followed in this thesis. 
Table 3 shows the simulation results of SFDR, SIN AD, and IMD for two input signals 
and verses the number of bits in the ADC. As expected, we can see that the intermodulation 
distortion decreases when the number of ADC bits increases. 
Figure 9 shows two strong signals (210 MHz and 270 MHz) accompanied by a weak 
signal (230 MHz) whose amplitude appears between the third-order intermodulation and the 
peak noise level. The receiver does not recognize this weak signal as an input signal and 
tends to ignore it. Chapters III and IV will discuss methods of reducing intermodulation 
distortion and restoration of the weak signals. 
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Table 3. SFDR, SINAD, and IMD vs. Number of ADC Bits 
ADC Bits SFDR(dB) SINAD(dB) IMD(dBc) 
I 9.75 1.26 -4.13 
2 13.99 5.75 -8.83 
3 20.03 10.95 -14.75 
4 25.73 16.50 -20.30 
5 32.69 22.34 -26.47 
6 38.61 28.19 -32.54 
7 45.12 34.13 -38.65 
8 51.50 40.10 -44.63 
9 57.78 46.11 -50.86 
10 64.41 52.06 -57.24 
11 71.08 58.24 -63.47 
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Figure 9 . A Third Input Signal Amplitude Below Peak Harmonic Level 
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D. MULTIPLE SIGNALS ANALYSIS 
When multiple signals are applied to the input of an ADC, the output spectrum 
becomes unpredictable. Some intermodulation products tend to cancel with quantization 
noise resulting in amplitude reduction. The relationship between carriers and intermodulation 
products become uncertain when multiple signals are applied simultaneously to the receiver. 
The larger the number of input signals the worst the situation. In a real ESM environment, 
the reports from the receiver will be unreliable. Figure 10 shows the output spectrum of the 
ADC with fifteen sample signals and 8 bits quantization. 
8 bitsADCs SFDR=34.72dB SINAD=34.74dB 
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Figure 10. IF Spectrum of a Digital ESM Receiver with Fifteen Input Signals 
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When multiple signals are present, the number of intermodulation products becomes 
unpredictable and much smaller in amplitude when compared to Figure 10. Figure 10 clearly 
shows the frequency spacings between carriers and each intermodulation product as well as 
the amplitude of each intermodulation product. Table 4 lists the SFDR and SIN AD of an 8 
bit ADC for different numbers of input signals. We can see from the table that the SFDR and 
SIN AD decrease as the number of input signals increase. As the number of input signals 
reached 15, the SFDR is almost equal to the SIN AD. 
Table 4. SFDR and SIN AD of an 8 bits ADC 
#of Signals SFDR (dB) SINAD (dB) 
2 51.50 40.10 
3 43.67 41.43 
4 45.07 40.82 
5 45.55 39.99 
6 48.04 39.14 
7 45.02 38.50 
8 41.81 37.57 
9 42.24 37.42 
10 39.37 36.56 
11 39.00 36.27 
12 37.61 35.58 
13 38.57 35.53 
14 37.34 35.00 




ill. REDUCTION IN INTERMODULATION DISTORTION DUE TO ADDITIVE 
NOISE 
When designing an analog receiver, the noise level is kept as low as possible in order 
to maintain a higher receiver sensitivity. In a digital ESM receiver, which uses an ADC as a 
crucial component, it is not necessary to follow this rule. Noise sometimes has a positive 
effect in an ADC as proposed by Tsui [Ref. 10] and Blachman [Ref. 15]. Noise may reduce 
the spurs generated by quantization. In fact, the effect of the noise is to smooth the nonlinear 
characteristic of the ADC. In general, the signal builds up by a factor ofN for anN-point 
FFT with respect to noise. The FFT process has a gain of 1 Olog (N) dB for the coherent 
input signals and 0 dB for the noncoherent noise so adding noise to the digital receiver does 
not affect the amplitude of the carrier. Figure 11 shows the block diagram of a digital ESM 














Figure 11. Block Diagram of a Digital ESM Receiver with a Noise Source 
The digitization coherence will be reduced by the noise power as well as the 
intermodulation products. The intermodulation products may be reduced or even disappear 
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by controlling the additive noise level properly, but excess input noise power also reduces the 
SINAD level and reduces the SFDR of the digital ESM receiver. 
The effect of adding noise to the input upon the distortion and intermodulation 
depends only on the probability distribution of the noise and is independent of its spectrum 
[Ref. 15]. The presence of a small amount o~ Gaussian wideband noise which is readily 
eliminated by a low pass filter, should cause the intermodulation products due to quantization 
to be undetectable. 
A. ADDITIVE NOISE LEVEL AND INTERMODULATION DISTORTION 
Figure 12 shows the comparison of the IF spectrums of the two input signals with and 
without additive noise. The two input signals are/,=1230 MHz and.f,=1270 MHz and the 
ADCs use 8 bits. In Figure 12(a), we can observe the intermodulations betweenf1 and _h. 
In Figure 12(b), we can see the amplitudes ofthe intermodulation products decrease resulting 
from -40 dBc additive noise. When adding noise to the input, the SFDR increases but also 
causes SINAD to decrease. Its a trade offbetween SFDR and SINAD. 
There is no mathematical approach to obtain the optimum additive noise level for 
reducing the intermodulation products. In computer simulation, we can calculate the 
intermodulation distortion for different additive noise level and find the desired setting, but 
in practice we need to manually adjust the noise levels during intercepts. 
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Figure 12. The Out Spectrum (a) with or (b) without Additive Noise 
Figure 13 shows the relationship between additive noise level and intermodulation 
distortion of an 8 bit ADC for two input signals. The additive noise power starts from -140 
dBc to 0 dBc for testing of two sample signals. When noise is added, the intermodulation 
distortion appears smaller until the noise power reaches -40 dBc, then all the intermodulation 
products become noise. The highest additive noise power for this simulation should be -40 
dBc; levels higher than -40 dBc will have a negative effect on the receiver. 
Figure 14 shows the relationship between the additive noise level and SIN AD of an 
8 bit ADC for two input signals. When noise is added, SINAD starts to decrease until the 
noise power is greater than -40 dBc, then the SINAD starts to drop drastically. 
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Figure 13. Additive Noise verses Intermodulation Distortion 
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Figure 14. Additive Noise verses SINAD 
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B. ADDITIVE NOISE LEVEL AND SFDR 
Figure 15 shows the relationship between additive noise level and SFDR of an 8 bit 
ADC for two input signals. When noise is added, the SFDR starts to increase until the noise 
power reaches -40 dBc, then the SFDR declines drastically. In comparison with the 
relationship between additive noise and intermodulation distortion and SINAD, the additive 
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Figure 15. Additive Noise level verses SFDR 
0 
In order to test the SFDR after adding noise to the mixers, we can add a third input 
signal to the receiver to see if it is possible to restore the third signal from the intermodulation 
distortion. A third input signal_h=l240 MHz is used to perform the test. The ADC is still 
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8 bits. The amplitude of the third input signal is set to -50 dBc for testing. We can see from 
Figure 16(a) that when a third input signal is added to the spectrum, it generates more 
spurious signals rather than the intermods. 
By adding -40 dBc noise to the input, we can examine the amplitude of the third input 
signal which becomes higher than the third-order intermodulation products that are generated 
by!"J and}; and all ofthe spurious signals disappear. Figure 16(b) shows that the amplitude 
of the third input signal now becomes greater than the third-order intermodulation products 
by the increased SFDR of the receiver. Again, there is no mathematical formula to specify 
the relationship between additive noise level and SFDR, but the noise does have a positive 
effect which increases the SFDR of the receiver by a small amount. 
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Figure 16 . SFDR Test with a Third Input Signal 
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IV. SUB-NYQUIST RATE APPROACH 
In the previous chapter, we have seen how additive noise has the effect of reducing 
intermodulation distortion and increasing the SFDR, but the SFDR is still limited by the 
number of ADC bits unless we narrow the IF bandwidth in order to use an ADC with a larger 
number of bits to achieve higher dynamic range for the digital ESM receiver design. 
Narrowing the IF bandwidth means more receivers are needed in the system which makes the 
system more expensive and difficult to maintain. 
An effective way to obtain a wide bandwidth with low sampling rate and larger 
number of ADC bits is to use sub-Nyquist rate sampling. The sub-Nyquist sampling scheme 
is very similar to the instantaneous frequency measurement (IFM) receiver. They both 
correlate the delayed and undelayed channel to obtain the frequency information. 
Figure 17 shows the basic structure of a digital ESM receiver using the sub-Nyquist 
sampling approach. The digitized IF outputs are processed by the FFT operation. The FFT 
operation generates real and imaginary parts for the delayed and undelayed channels in the 
frequency domain. 
Let Xru(k) and J(u(k) represent the real and imaginary parts of the undelayed channel, 
Xrfk) and J(fk) be the delayed channel, and 1: is the delay time. The amplitude information 
can be calculated from the undelayed channel FFT output as: 
I 
Xu(k)=[Xru(k)2+Xiu(k)2] 2 (13) 
and the frequency information can be calculated from the phase difference between the 
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Figure 17. Basic Sub-Nyquist Sampling Structure of a Digital Receiver 
Let Ou be the phase of the undelayed channel and Babe the phase of the delayed 
channel. The frequency information can be calculated as follows: 
X (k) 
8 _ -1[ IU ] -tan --
u X,/k) 
~8=8 -8 =2n-r d u 







The delay time 't determines the highest frequency as well as the bandwidth of the 
receiver (not the sampling rate.fs). When 8a-8u equals to 27r, the result in Equation (17) will 
be the highest frequency component from the FFT operation which represents the bandwidth 
of the receiver and has the following form: 
21! 1 Ml=J. =-=-
max 21t't 't 
(18) 
Figure 18 shows the results of the sub-Nyquist rate simulation. The two input signals 
are 1230 MHz and 1270 MHz, the IF bandwidth is still 500 MHz, but the sampling rate is 
reduced to 100 MHz (Ill 0 Nyquist rate) to accommodate the sub-Nyquist rate scheme. The 
.delay time setting for the delayed channel is 0.1ns. The maximum unambiguous bandwidth 
for the channelized digital ESM receiver can be derived from Equation (18) which is 
ilB=1/0.1ns=10 GHz. The sampling rate has been reduced to 100 MHz, thus, we can select 
a 12 bit ADC with 100 MHz bandwidth instead ofusing an 8 bit ADC with 1GHz bandwidth. 
The desired 500 MHz IF bandwidth will fit entirely into the 100 MHz bandwidth of the 12 
bit ADC without ambiguity. An 8 bit 1 GHz bandwidth ADC is also more expensive and has 
lower dynamic range than a 12 bit 100 MHz bandwidth ADC. 
The input signals have been down converted to 230 MHz and 270 MHz by the mixers. 
From Figure 19, the IF signals are measured at 30 MHz and 70 MHz in the 100 MHz wide 
IF spectrum. Since the corresponding unambiguous frequency band of the channelized digital 
ESM receiver is 1 0 GHz, we do not know the exact frequencies of the two input signals 
because it can be 30 MHz and 70 MHz, 130 MHz and 170 MHz, 230 MHz and 270 MHz, 
330 MHz and 370 MHz, 430 MHz and 470 MHz, ... , or 9930 MHz and 9970 MHz. By using 
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the phase calculation (Equation 17), we can obtain the true frequency information of the input 
signals correctly without ambiguity. A simulation program for the sub-Nyquist sampling 
scheme is listed in Appendix C. 
The intermodulation distortion reduces when the input signals are the same as the 
previous simulation that used the Nyquist sampling rate, but intermodulation distortion does 
occur for some input signals. By adding noise to the input of this scheme, the intermodulation 



































Figure 18.The Comparison of Sub-Nyquist and Nyquist Sampling Spectrum 
Figure 19 shows the results when a 1240 MHz input signal is added to the receivers 
using a different number ofbits for the ADCs. The amplitude of the third input signal is set 
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to -70.56 dB below the strongest amplitude ofthe carrier. Figure 19(a) shows a receiver 
using a 12 bit ADC with sub-Nyquist sampling rate; it is possible for the receiver to achieve 
a SFDR greater than 70 dB and detect the weak signal. In comparison to the sub-Nyquist 
scheme, Figure 19(b) shows a receiver using an 8 bit ADC with Nyquist sampling rate, the 


































(b) Output Spectrum of an 8 Bits ADC Samplimg at fs=500 MHz Nyquist Rate 
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This thesis has demonstrated how to utilize a noise source to reduce intermodulation 
distortion and increase the spurious free dynamic range of a channelized digital ESM receiver. 
This requires a wide bandwidth with resulting low dynamic range ADC to be used. In 
addition a sub-Nyquist sampling rate scheme was investigated which allows the full receiver 
bandwidth to be achieved with a smaller bandwidth but high dynamic range ADC. The data 
generated in this thesis are based on the selected frequencies of the input signals. ·changing 
the frequency of the input signals results in slight variations of output data, but the principles 
remain the same. 
It is desirable to build a receiver with a wide bandwidth (greater than 1 GHz) and a 
high dynamic range (above 70 dB) in order to process multiple signals at the same time. 
Limited by the current ADC technology, a channelized digital ESM receiver meeting these 
specifications appears to be beyond the state-of-the-art. 
Although some spectrum estimation schemes such as sub-Nyquist rate sampling can 
achieve a wide bandwidth, it is unlikely to be used in real-time processing since they require 
intensive computation. It is difficult to achieve a wide bandwidth and high dynamic range in 
an ADC at the same time, but ADC technology is advancing at an astonishing speed, resulting 




%TITLE: NYQUIST SAMPLING RATE SIMULATION FOR ONE INPUT SIGNAL 
% SUBJECT: SIMULATION OF DIGITAL ESM RECEIVER SPECTRUM FOR ONE 










%LOCAL OSCILLATOR FREQUENCY 
% SAMPLING FREQUENCY FOR IF SIGNAL 
% SAMPLE SIGNAL FREQUENCY #1 
%IF BANDWIDTH 
%NUMBER OF FFT FOR IF BAND 
% QUANTIZING BIT(S) 
% GENERATE I(t) and Q(t) SIGNALS 
dt=llfs;, 
t=O:dt:(nffi:-1 )*dt; 
fl =round(fl *nffi/fs)*(fs/nffi:); 
It=cos(2*pi*(fl-fo )*t); 
Qt=sin(2 *pi*(fl-fo )*t); 
% QUANTIZATION PROCESS 
% SAMPLING TIME INTERVAL 
% SAMPLING PERIOD 
%MATCHING INPUT FREQUENCY 
% I CHANNEL SIGNALS 
% Q CHANNEL SIGNALS 













sif=x+j*y; %QUANTIZED TWO CHANNEL IF SIGNALS 
% FIND FOURIER SPECTRUM OF THE IF SIGNALS 
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% FFT OF QUANTIZED IF SIGNALS 
%MOVE ZEROTH LAG TO CENTER SPECTRUM 
% PSD OF QUANTIZED IF SIGNALS 
%NORMALIZED IF PSD OF SIGNALS 
% FREQUENCY SPACING OF FFT POINTS 
% SET INPUT SPECTRUM BANDWIDTH 
% IF STAGE SPURIOUS SIGNALS 
pifn=sort(PIF); 
pifn(nfft)=[]; 
snr=10*log10(sum(pifn)); %SIGNAL TO NOISE RATIO 
dr=lO*loglO(max(pifn)); %DYNAMIC RANGE 
subplot(211 ),plot(fx, 1 O*log 1 O(PIF),grid; 
text(0,26,'(a) IF Spectrum of8 Bits ADC for One Sample Signal'); 
xlabel('Frequency (MHz)'),ylabel('Amplitude ( dBc )'); 
axis([O ifbw/1e6 -100 20]); 
text(5,-30,['SNR=',num2str(-snr),'dB']); 
% CALCULATIONS OF SFDR AND SINAD FOR DIFFERENT NUMBER OF BITS 
bits=l2; 
for N=1 :bits; 
M=2/\(N-1 ); % QUANTIZATION LEVELS 













% FIND FOURIER SPECTRUM OF THE IF SIGNALS 
SIF=fft(sif); 
SIF=fftshift( SIF); 
% FFT OF QUANTIZED IF SIGNALS 
%MOVE ZEROTH LAG TO CENTER SPECTRUM 
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pif=SIF. *conj(SIF)/nfft; % PSD OF QUANTIZED IF SIGNALS 
PIF=piflmax(pif); % NORMALIZED IF PSD OF SIGNALS 
% IF STAGE SPURIOUS SIGNALS 
ifs=sort(PIF); 
ifs(nfft)=[]; 
snr(N)=-1 O*log 1 O(sum(ifs)); 
snrt(N)= 1. 7 6+6. 02 *N; 
end; 
N=1:bits; 
subplot(212),plot(N,snrt, 'o',N,snr, '*'),grid; 
xlabel('ADC Bits'),ylabel('SNR (dB)'); 
text(6.2, 12,'o: Theoretical Value'); 
text(6.2,5,'*: Experiment Value'); 
text(0,86,'(b) SNR for Different Number of Bits ADC with One Sample Signal'); 
fprintf('(a) SNR for Sample Signal =>\n'); 
for N=1 :bits; 
fprintf('%g Bits ADC ',N); 
fprintf('SNR = %1.2f dB\n',snr(N)); 
end; 
fprintf('\n'); 




% TITLE: NYQUIST SAMPLING RATE SIMULATION FOR TWO INPUT % 
SIGNALS 
%SUBJECT: SIMULATION OF DIGITAL ESM RECEIVER SPECTRUM FOR TWO 












%NUMBER OF SIGNALS 
%LOCAL OSCILLATOR FREQUENCY 
% SAMPLING FREQUENCY FOR IF SIGNAL 
% SAMPLE SIGNAL FREQUENCY #1 
% SAMPLE SIGNAL FREQUENCY #2 
%IF BANDWIDTH 
%NUMBER OF FFT FOR IF BAND 
% QUANTIZING BIT(S) 
% GENERATE I(t) and Q(t) SIGNALS 
dt=llfs; %SAMPLING TIME INTERVAL 
t=O:dt:(nfft-l)*dt; %SAMPLING PERIOD 
f1 =round(fl *nfft/fs)*(fslnfft); %MATCHING INPUT FREQUENCY 
f2=round(f2*nfftlfs)*(fslnfft); %WITH FFT RESOLUTION 
lt=cos(2*pi*(fl-fo )*t)+cos(2 *pi*(f2-fo )*t); 
Qt=sin(2*pi*(fl-fo )*t)+sin(2 *pi*(f2-fo )*t); 
% QUANTIZATION PROCESS 
M=2/\(N-1); % QUANTIZATION LEVELS 
for I=l:nfft; 
xx(I)=(M*It(I) )Inurn; 
yy(I)=(M* Qt(I) )Inurn; 
ifxx(I)>O; 









sif=x+j*y; % QUANTIZED TWO CHANNEL IF SIGNALS 







% FFT OF QUANTIZED IF SIGNALS 
%MOVE ZEROTH LAG TO CENTER SPECTRUM 
% PSD OF QUANTIZED IF SIGNALS 
% NORMALIZED IF PSD OF SIGNALS 
% FREQUENCY SPACING OF FFT POINTS 
% SET INPUT SPECTRUM BANDWIDTH 
% IF STAGE SPURIOUS SIGNALS 
pifn=sort(PIF); 
signal=pifn(nfft-num+1:nfft) %SIGNAL POWER 
pifn(nfft-num+ 1 :nfft)=[]; 
IMD=10*log1 O(sum(pifn(nfft-num-1 0+ 1 :nfft-num))) 
sinad=10*log10(sum(signal)lsum(pifu));% SIGNAL TO NOISE AND DISTORTIONS 
sfdr=10*log10(max(pifn)); %SPURIOUS FREE DYNAMIC RANGE 
subplot(211 ),plot( £X, 1 O*log 1 O(PIF)),grid; 
text(0,26,'(a) IF Spectrum of8 Bits ADC for Two Sample Signals'); 
xlabel('Frequency (MHz)'),ylabel('Amplitude ( dBc )'); 
axis([O fsl1e6 -100 20]); 
text(405,-30,['SINAD=',num2str(sinad),'dB']); 
text(1 0,-30, ['SFDR=',num2str( -sfdr),'dB']); 
text(31 0,1 O,'Input Signals','sc'); 
text(11 0, IO,'Intermods','sc'); 
% CALCULATIONS OF SFDR AND SINAD FOR DIFFERENT NUMBER OF BITS 
bits=12; 
for N=1 :bits; 
M=2/\(N-1); %QUANTIZATION LEVELS 
for I=l:nfft; 
xx(I)=(M*It(l) )Inurn; 
yy(I)=(M* Qt(I) )Inurn; 
ifxx(I)>O; 















% FFT OF QUANTIZED IF SIGNALS 
%MOVE ZEROTH LAG TO CENTER SPECTRUM 
% PSD OF QUANTIZED IF SIGNALS 
%NORMALIZED IF PSD OF SIGNALS 
% IF STAGE SPURIOUS SIGNALS 
ifs=sort(PIF); 
signal=ifs(nffi-num+ 1 :nffi); % SIGNAL POWER 
ifs(nffi-num+ 1 :nffi)=[]; 
sinad(N)=1 O*log 1 O(sum(signal)/sum(ifs)); 
snrt(N)= 1. 7 6+6. 02 *N; 
end; 
N=l:bits; 
subplot(212),plot(N,snrt, 'o',N,sinad, '*'),grid; 
xlabel('ADC Bits'),ylabel('SINAD (dB)'); 
text(6.2, 12,'o: Theoretical Value'); 
text(6.2,5,'*: Experiment Value'); 
text(0,86,'(b) SINAD for Different Number ofBits ADC with Two Sample Signals'); 
fprintf('(a) SINAD for Sample Signal =>\n'); 
for N=l :bits; 
fprintf('%g Bits ADC ',N); 






%TITLE: SUB-NYQUIST SAMPLING RATE SIMULATION FOR TWO 
% INPUT SIGNALS 
%SUBJECT: SIMULATION OF DIGITAL ESM RECEIVER SPECTRUM 













%NUMBER OF SIGNALS 
%LOCAL OSCILLATOR FREQUENCY 
% SUB-NYQUIST SAMPLING FREQUENCY 
%NYQUIST SAMPLING FREQUENCY 
%SAMPLE SIGNAL FREQUENCY #1 
% SAMPLE SIGNAL FREQUENCY #2 
%RATIO OF SIGNAL #1 AND #2 
%DELAY TIME FOR DELAYED CHANNEL 
%NUMBER OFFFT 
% QUANTIZING BIT(S) 




Noise(nfft+ 1 :2048)=[]; 
end; 
% SET NOISE LEVEL 
%PART 1: SIMULATION OF ADC USING SUB-NYQUIST SAMPLING RATE 
dt=l/fs1; 
t=dt:dt:nfft*dt; 
% SAMPLING TIME INTERVAL 
% SAMPLING PERIOD 
td=dt-Tao:dt:nfft*dt-Tao; % SAMPLING PERIOD FOR DELAYED CHANNEL 
% GENERATE INPUT SIGNALS s(t) 
f1 =round( f1 * nfft/fs 1) * ( fs 1 /nfft); 
t2=round(f2 *nfft/fs 1 )*(fs 1 /nfft ); 
stl=sin(2*pi*fl *t); 
st2=ratio*sin(2 *pi*f2 *t); 
st=st 1 +st2; 
std 1 =sin(2*pi*fl *td); 
%MATCHING INPUT FREQUENCY 
% WITH FFT RESOLUTION 
%SINUSOIDAL INPUT SIGNAL #1 
% SINUSOIDAL INPUT SIGNAL #2 
% SINUSOIDAL INPUT SIGNALS 
%SINUSOIDAL INPUT SIGNAL #I 
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std2=ratio*sin(2*pi*£2*td); %SINUSOIDAL INPUT SIGNAL #2 




It=cos(2*pi*(fl-fo)*t)+ratio*cos(2*pi*(£2-fo)*t); % UNDELAYED I CHANNEL 
Qt=sin(2*pi*(fl-fo)*t)+ratio*sin(2*pi*(£2-fo)*t); % UNDELAYED Q CHANNEL 
Itd=cos(2*pi*(fl-fo)*td)+ratio*cos(2*pi*(£2-fo)*td); %DELAYED I CHANNEL 
Qtd=sin(2*pi*(fl-fo)*td)+ratio*sin(2*pi*(£2-fo)*td); %DELAYED Q CHANNEL 
% QUANTIZATION PROCESS 
M=2"(N-1); 




yyd(I)=(M* Qtd(I) )Inurn; 
ifxx(I)>O; 
x(I)=ceil( xx(I) )/M; 




else y(I)=floor(yy(I) )/M; 
end; 
ifxxd(I)>O; 










% QUANTIZATION LEVELS 
% QUANTIZED UNDELA YED CHANNEL IF SIGNALS 
% QUANTIZED DELAYED CHANNEL IF SIGNALS 
%FIND FOURIER SPECTRUM OF THE IF SIGNALS 
SIF=fft( sif,nfft ); 
SIFd=fft(sifd,nfft); 
psd=abs(SIF); 
% FFT OF QUANTIZED IF SIGNALS 
% FFT OF QUANTIZED IF SIGNALS 
% OUTPUT AMPLITUDE 
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PSD=psd/max(psd); 
df=(fs Ill e6)/nfft; 
fx=O:df:(nfft-1 )*df; 
%NORMALIZED IF PSD OF SIGNALS 
% FREQUENCY SPACING OF FFT POINTS 
% SET INPUT SPECTRUM BANDWIDTH 
subplot(211 ),plot(fx,20*logl O(PSD)),grid; 
text(0,8,'(a) Output Spectrum of a 12 Bits ADC Sampling at fs=lOO:MHz Sub-Nyquist 
Rate' 'sc')· 
' ' 
xlabel('Frequency (:MHz)'),ylabel('Amplitude ( dBc )'); 
axis([O fsllle6 -120 20]); 
% IF STAGE SPURIOUS SIGNALS 
PSDN=sort(PSD); 
PSDN(nfft-num+ 1 :nfft)=[]; 
SFDR=-20*log10(max(PSDN)); %MAX SPUR LEVEL 
No= I; 




Freq=round(abs((Td-Tu)/(2*pi*Tao ))/1 e6); 
fprintf('Input Signal %g',No ); 












% SAMPLING TIME INTERVAL 
% SAMPLING PERIOD 
%GENERATE INPUT SIGNALS s(t) 
fl=round(fl *nfft/fs2)*(fs2/nfft); %MATCHING INPUT FREQUENCY 
f2=round(f2*nfft/fs2)*(fs2/nfft); %WITH FFT RESOLUTION 
It=cos(2*pi*(fl-fo)*t)+ratio*cos(2*pi*(f2-fo)*t)+Noise; %I CHANNEL SIGNALS 
Qt=sin(2*pi*(fl-fo)*t)+ratio*sin(2*pi*(f2-fo)*t)+Noise; % Q CHANNEL SIGNALS 
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%QUANTIZATION PROCESS 
M=2'"(N-1); %QUANTIZATION LEVELS 




x(I)=ceil( xx(I) )/M; 




else y(I)=floor(yy(l) )/M; 
end; 
end; 
sif=x+j*y; %QUANTIZED TWO CHANNEL IF SIGNALS 
% FIND FOURIER SPECTRUM OF THE IF SIGNALS 




df=( fs21 1 e6)1nfft; 
fx=O:df:(nfft-1 )*df; 
% FFT OF QUANTIZED IF SIGNALS 
%MOVE ZEROTH LAG TO CENTER SPECTRUM 
% PSD OF QUANTIZED IF SIGNALS 
%NORMALIZED IF PSD OF SIGNALS 
% FREQUENCY SPACING OF FFT POINTS 
% SET INPUT SPECTRUM BANDWIDTH 
subplot(212),plot(fx, 1 O*log 1 O(PIF)),grid; 
text(0,8,'(b) Output Spectrum of an 8 Bits ADC Sampling at fs=500MHz Nyquist 
Rate' 'sc')· 
' ' 
xlabel('Frequency (MHz)'),ylabel('Amplitude ( dBc )'); 
axis([O fs211e6 -120 20]); 
% IF STAGE SPURIOUS SIGNALS 
pifn=sort(PIF); 
pifn(nfft-num+ 1 :nffi)=[]; 
SFDR=-1 O*log1 O(max(pifn)); 
fl =round(fl/1 e7)* 1 0; 
f2=round(f2/1 e7)* 1 0; 
text(10,6,['SFDR=',num2str(SFDR),'dB'],'sc'); 
text( 41 0,5,['fl =',num2str(fl ),'MHz'],'sc'); 
text( 410,-6, ['f2=',num2str(f2), 'MHz'],'sc'); 
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